

## **Power MOSFET**

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	850	850			
R <sub>DS(on)</sub> (Ω)	V <sub>GS</sub> = 10 V	2.2			
Q <sub>g</sub> (Max.) (nC)	1:	120			
Q <sub>gs</sub> (nC)	1	16			
Q <sub>gd</sub> (nC)	6	67			
Configuration	Sir	Single			

#### **FEATURES**


- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Isolated Central Mounting Hole
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements
- Compliant to RoHS Directive 2002/95/EC











N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS (T <sub>C</sub> = 25 °C, unless otherwise noted)						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			$V_{DS}$	850	V	
Gate-Source Voltage			$V_{GS}$	± 20	V	
Continuous Drain Current	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 25 °C	,	5.0		
Continuous Drain Current	VGS at 10 V	T <sub>C</sub> = 100 °C	I <sub>D</sub>	3.5	Α	
Pulsed Drain Current <sup>a</sup>			I <sub>DM</sub>	20		
Linear Derating Factor				1.2	W/°C	
Single Pulse Avalanche Energy <sup>b</sup>			E <sub>AS</sub>	500	mJ	
Repetitive Avalanche Current <sup>a</sup>			I <sub>AR</sub>	5.0	Α	
Repetitive Avalanche Energy <sup>a</sup>			E <sub>AR</sub>	15	mJ	
Maximum Power Dissipation $T_C = 25  ^{\circ}C$			$P_{D}$	150	W	
Peak Diode Recovery dV/dt <sup>c</sup>			dV/dt	1.5	V/ns	
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	for	10 s		300 <sup>d</sup>		
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in	
Mounting Forque				1.1	N⋅m	

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b.  $V_{DD} = 50 \text{ V}$ , starting  $T_J = 25 \text{ °C}$ , L = 42 mH,  $R_g = 25 \Omega$ ,  $I_{AS} = 4.7 \text{ A}$  (see fig. 12). c.  $I_{SD} \le 4.7 \text{ A}$ , dl/dt  $\le 110 \text{ A/µs}$ ,  $V_{DD} \le V_{DS}$ ,  $T_J \le 150 \text{ °C}$ . d. 1.6 mm from case.



THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	40	
Case-to-Sink, Flat, Greased Surface	R <sub>thCS</sub>	0.24	-	°C/W
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	0.83	

PARAMETER	SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	
Static						•	
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0$	V, I <sub>D</sub> = 250 μA	850	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference t	to 25 °C, I <sub>D</sub> = 1 mA	-	1.0	-	V/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V$	<sub>GS</sub> , I <sub>D</sub> = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>G</sub>	<sub>S</sub> = ± 20 V	-	-	± 100	nA
Zero Gate Voltage Drain Current		V <sub>DS</sub> = 85	V <sub>DS</sub> = 850 V, V <sub>GS</sub> = 0 V		-	100	
Zero Gate voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = 680 \text{ V}, \text{ V}$	<sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	500	μA
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 2.8 A <sup>b</sup>	-	2.2	-	Ω
Forward Transconductance	9 <sub>fs</sub>	V <sub>DS</sub> = 5	0 V, I <sub>D</sub> = 2.8 A <sup>b</sup>	2.5	-	-	S
Dynamic							
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V,		-	1600	-	
Output Capacitance	C <sub>oss</sub>	V	$_{0S} = 25 \text{ V},$	-	180	-	рF
Reverse Transfer Capacitance	C <sub>rss</sub>	f = 1.0 I	f = 1.0 MHz, see fig. 5		63	-	]
Total Gate Charge	$Q_g$			-	-	120	
Gate-Source Charge	$Q_{gs}$	V <sub>GS</sub> = 10 V	$I_D = 4.7 \text{ A}, V_{DS} = 425 \text{V},$ see fig. 6 and 13 <sup>b</sup>	-	-	16	nC
Gate-Drain Charge	$Q_{gd}$		l see ingi e aine i e	-	-	67	
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{DD} = 425 \text{ V}, \text{ I}_D = 4.7 \text{ A},$ $R_g = 9.1 \Omega, R_D = 95 \Omega, \text{ see fig. } 10^b$		-	15	-	- ns
Rise Time	t <sub>r</sub>			-	36	-	
Turn-Off Delay Time	t <sub>d(off)</sub>			-	110	-	
Fall Time	t <sub>f</sub>			-	32	-	
Internal Drain Inductance	L <sub>D</sub>	Between lead, 6 mm (0.25") from package and center of die contact		-	5.0	-	
Internal Source Inductance	Ls			-	13	-	- nH
Drain-Source Body Diode Characteristic	s					·	
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	4.7	A
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	19	
Body Diode Voltage	$V_{SD}$	$T_J = 25  ^{\circ}\text{C},  I_S = 4.7\text{A},  V_{GS} = 0  V^b$		-	-	1.8	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	$T_{\rm J} = 25~{\rm ^{\circ}C},~l_{\rm F} = 4.7~{\rm A},~{\rm dl/dt} = 100~{\rm A/\mu s^b}$		-	510	770	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	2.2	3.3	μC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> and I				12)	

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width  $\leq$  300  $\mu$ s; duty cycle  $\leq$  2 %.



#### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics,  $T_C = 25$  °C




Fig. 2 - Typical Output Characteristics,  $T_C$  = 150  $^{\circ}C$ 




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms





Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case








Fig. 12a - Unclamped Inductive Test Circuit

Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



#### Peak Diode Recovery dV/dt Test Circuit







Fig. 14 - For N-Channel



#### **TO-263AB (HIGH VOLTAGE)**



	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Α	4.06	4.83	0.160	0.190
A1	0.00	0.25	0.000	0.010
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
С	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
D	8.38	9.65	0.330	0.380

MILLIMETERS		INC	HES
MIN.	MAX.	MIN.	MAX.
6.86	-	0.270	-
9.65	10.67	0.380	0.420
6.22	-	0.245	ı
2.54	BSC	0.100 BSC	
14.61	15.88	0.575	0.625
1.78	2.79	0.070	0.110
-	1.65	-	0.066
1	1.78	1	0.070
0.25 BSC		0.010	BSC
4.78	5.28	0.188	0.208
	MIN. 6.86 9.65 6.22 2.54 14.61 1.78 - 0.25	MIN. MAX. 6.86 - 9.65 10.67 6.22 - 2.54 BSC 14.61 15.88 1.78 2.79 - 1.65 - 1.78 0.25 BSC	MIN.         MAX.         MIN.           6.86         -         0.270           9.65         10.67         0.380           6.22         -         0.245           2.54 BSC         0.100           14.61         15.88         0.575           1.78         2.79         0.070           -         1.65         -           -         1.78         -           0.25 BSC         0.010

## ECN: S-82110-Rev. A, 15-Sep-08


**Notes** 

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.

DWG: 5970



### RECOMMENDED MINIMUM PADS FOR D<sup>2</sup>PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)



# **Disclaimer**

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

# **Material Category Policy**

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be oHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.